The influence of surface chemical treatments and of deposition of a SiO 2 surface passivation layer on carrier distributions and mobility in Al x Ga 1Ϫx N/GaN heterostructure field-effect-transistor epitaxial layer structures is investigated. Surface chemical treatments are found to exert little influence on carrier distribution and mobility. Deposition of a SiO 2 surface passivation layer is found to induce an increase in electron concentration in the transistor channel and a decrease in mobility. These changes are largely reversed upon removal of the SiO 2 layer by wet etching. These observations are quantitatively consistent with a shift in Fermi level at the Al x Ga 1Ϫx N surface of approximately 1 eV upon deposition of SiO 2 , indicating that the Al x Ga 1Ϫx N/SiO 2 interface has a different, and possibly much lower, density of electronic states compared to the Al x Ga 1Ϫx N free surface.
I. INTRODUCTION
Al x Ga 1Ϫx N/GaN heterostructure field-effect transistors ͑HFETs͒ are currently of outstanding interest for application in high-power microwave-frequency electronic systems. Although very impressive device performance has been achieved by a number of groups, [1] [2] [3] [4] [5] pronounced current slump effects, [6] [7] [8] variations in device response under pulsed and variable-frequency bias conditions, [9] [10] [11] and microwave power degradation 1, 9 are often observed. A variety of phenomena, including surface, interface, and bulk trap states [6] [7] [8] 12 and dielectric response, 11 have been invoked to explain these effects. Surface passivation using silicon nitride has recently been found to mitigate current slump and microwave power degradation, 13 but a much improved understanding of these phenomena and their physical origins will be required to design, fabricate, and optimize the performance of nitride HFET structures for microwave power applications.
In this article, we describe characterization of carrier distributions and charge transport in Al x Ga 1Ϫx N/GaN HFET epitaxial layer structures subjected to various surface treatments and passivated by deposition of SiO 2 . Our results indicate that deposition of SiO 2 on an Al x Ga 1Ϫx N/GaN HFET epitaxial layer structure induces substantial, reversible changes in carrier distribution consistent with a large shift in the position of the Fermi level at the Al x Ga 1Ϫx N/SiO 2 interface compared to that at the Al x Ga 1Ϫx N surface; our observations indicate that a substantial change, possibly a large reduction, in the electronic density of states at the Al x Ga 1Ϫx N/SiO 2 interface occurs compared to that at a free Al x Ga 1Ϫx N surface. These results are of relevance for approaches to mitigation of current slump effects based on dielectric passivation layers, surface passivation for other nitride-based device structures, 14 and metal-insulatornitride semiconductor HFET structures in which a dielectric layer such as SiO 2 is incorporated within the transistor gate structure to reduce gate leakage current. [15] [16] [17] 
II. EXPERIMENT
The Al x Ga 1Ϫx N/GaN HFET epitaxial layer structures used in these studies were grown by metalorganic chemical vapor deposition on sapphire substrates. Structures with either intentionally doped or nominally undoped Al x Ga 1Ϫx N barrier layers were employed. The doped-barrier sample, shown schematically in Fig. 1͑a͒ , consisted of a 3 m nominally undoped GaN buffer layer followed by a 20 Å Al 0.25 Ga 0.75 N spacer layer, 150 Å Al 0.25 Ga 0.75 N doped with Si at a concentration of 8ϫ10 18 cm Ϫ3 , and finally, 30 Å undoped Al 0.25 Ga 0.75 N. The undoped-barrier sample, shown schematically in Fig. 1͑b͒ , consisted of a 3 m nominally undoped GaN buffer layer followed by a 200 Å nominally undoped Al 0.30 Ga 0.30 N barrier layer. Van der Pauw patterns were fabricated on these samples using Al/Ti to form ohmic contacts. Contacts on the undoped-barrier sample were annealed in N 2 at 830°C; no annealing was required to form low-resistance ohmic contacts to the doped-barrier sample. Both types of samples were then subjected to a variety of surface treatments, after each of which Hall measurements were performed at room temperature to assess the effect of these treatments on sheet carrier concentration and mobility in the two-dimensional electron gas ͑2DEG͒ channel of the Al x Ga 1Ϫx N/GaN HFET structures. Specifically, samples were subjected sequentially to rapid thermal annealing at 600°C in N 2 , a 10-15 s etch in HCl:HF:H 2 O ͑1:1:2͒, a 10 s etch in 14% HF buffered oxide etch ͑BOE͒, deposition of a ϳ1300 Å SiO 2 passivation layer, and subsequent removal of a͒ Electronic mail: ety@ece.ucsd.edu the passivation layer by etching in 14% HF BOE. The SiO 2 passivation layer was deposited using plasma-enhanced chemical vapor deposition ͑PECVD͒ at a substrate temperature of 300°C and rf power level of 30 W. After each etch step described above, the sample was rinsed in deionized water and blown dry prior to measurement. Figure 2 shows sheet carrier concentration n s and Hall mobility measured after each processing step described above for the doped-barrier sample. As shown in the figure, the sheet carrier concentration is essentially unaffected by annealing at 600°C and by etching in HCl:HF:H 2 O. However, the mobility decreases slightly following each of these steps. Subsequent etching in BOE affects neither the mobility nor the sheet carrier concentration. The most noteworthy observations from Fig. 2 are that PECVD deposition of a SiO 2 layer on the Al 0.25 Ga 0.75 N surface results in a significant change in both sheet carrier concentration and mobility, and that these changes are essentially reversed upon removal of the SiO 2 layer by etching in BOE for 150 s. Similar behavior is evident in the undoped-barrier sample, as shown in Fig. 3 . The observed changes in 2DEG properties upon deposition of the SiO 2 layer are consistent with prior suggestions that Al x Ga 1Ϫx N surface properties are closely coupled to 2DEG properties via polarization effects, 18, 19 and the observation that removal of the SiO 2 layer largely reverses these changes confirms that Al x Ga 1Ϫx N surface properties, rather than plasma-induced damage incurred during PECVD deposition of the SiO 2 layer, are the relevant factor leading to the observed changes in sheet carrier concentration and mobility. Stress within the Al 0.25 Ga 0.75 N/GaN heterostructure induced by the presence of the SiO 2 layer is unlikely to be a significant factor, as any change in the piezoelectric sheet charge at the Al 0.25 Ga 0.75 N/GaN interface due to the Al 0.25 Ga 0.75 N piezoelectric polarization field will be compensated by a corresponding change, approximately equal in magnitude and opposite in sign, in the piezoelectric sheet charge arising from stress in the GaN channel layer. 18 The influence of the Al x Ga 1Ϫx N surface on the 2DEG sheet carrier concentration can be seen most easily from a simple electrostatic analysis. Figure 4 shows the conductionband-edge profile and electrostatic charge distribution for an Al x Ga 1Ϫx N/GaN HFET epitaxial layer structure with a SiO 2 passivation layer. Spontaneous and piezoelectric polarization effects lead to the existence of polarization-induced sheet charges at the Al x Ga 1Ϫx N/GaN heterojunction interface, pol,hj , and at the Al x Ga 1Ϫx N/SiO 2 interface, pol,surf . The former is due to the discontinuities in strain and spontaneous polarization at the Al x Ga 1Ϫx N/GaN heterojunction interface, Following the analysis of Refs. 18 and 20, the charge density in the 2DEG is given by
III. RESULTS AND DISCUSSION
where e is the electron charge, N d and d are the dopant concentration within and thickness of the Al x Ga 1Ϫx N barrier layer, respectively, ⑀ b is the dielectric constant of the Al x Ga 1Ϫx N layer, ⌬E c is the Al x Ga 1Ϫx N/GaN conductionband offset, E f is the Fermi energy at the Al x Ga 1Ϫx N/GaN interface, and e b is the energy difference between the Fermi level and Al x Ga 1Ϫx N conduction-band edge at the Al x Ga 1Ϫx N/SiO 2 interface ͑or at the free Al x Ga 1Ϫx N surface in the absence of the SiO 2 passivation layer͒. From Eq. ͑1͒, we see that the only quantity upon which 2DEG depends that will be influenced by the presence of the SiO 2 passivation layer is b ; thus, any change in n s induced by the presence of the SiO 2 layer should reflect a corresponding change in b for the Al x Ga 1Ϫx N/SiO 2 interface relative to that for the free Al x Ga 1Ϫx N surface. These basic trends have been confirmed in detailed numerical simulations using a self-consistent one-dimensional Poisson solver. 21 In these simulations, the Al x Ga 1Ϫx N barrier thickness was assumed to be 245 Å ͑as determined from capacitance-voltage profiling for the undoped-barrier sample͒, and the background donor concentration in nomi- Al 0.25 Ga 0.75 N barrier, and of approximately 1.1 V for the undoped Al 0.30 Ga 0.70 N barrier. From these observations we may conclude that the electronic density of states at the Al x Ga 1Ϫx N/SiO 2 interface differs considerably from that of the free Al x Ga 1Ϫx N surface; the Fermi level at the Al x Ga 1Ϫx N/SiO 2 interface is considerably closer to that expected for an unpinned surface, consistent with what one might expect on the basis of studies of GaN/SiO 2 interfaces that suggest the presence of relatively low densities of interface states. [22] [23] [24] [25] Our simulation results may also be used to assess the origins of the reduction in mobility induced by the presence of the SiO 2 passivation layer. Denoting the sheet carrier concentration and mobility in the 2DEG by n s and 2DEG , respectively, and those in the Al x Ga 1Ϫx N barrier by n b and b , we estimate the measured mobility to be given by
As shown in Figs. 5 and 6, the increases in carrier concentration induced by the presence of the SiO 2 passivation layer correspond partly to increased carrier concentrations in the Al x Ga 1Ϫx N barrier relative to those in the 2DEG. Since the mobility in the Al x Ga 1Ϫx N barrier is expected to be considerably lower than that in the 2DEG, a reduction in overall mobility upon deposition of the SiO 2 passivation layer is to be expected. The observed increase in carrier concentration following deposition of the SiO 2 passivation layer should lead to reductions in source and drain series resistance in an Al x Ga 1Ϫx N/GaN HFET device, resulting in an increase in transistor currents. 27 These expectations are consistent with studies in which an increase in saturated current density was reported following silicon nitride passivation of an Al x Ga 1Ϫx N/GaN HFET. 13 The reduction in b deduced from our measurements indicates that the Al x Ga 1Ϫx N/SiO 2 interface contains a significantly different electronic density of states compared to that present at the free Al x Ga 1Ϫx N surface, and studies of GaN/SiO 2 interfaces suggest the presence of a relatively low density of states at the nitride-SiO 2 interface. [22] [23] [24] [25] Studies of Al x Ga 1Ϫx N/GaN HFET structures have also been invoked to suggest that donor-like states at the Al x Ga 1Ϫx N surface with a density of 1.1ϫ10 13 cm Ϫ2 or higher are present and become positively charged, thereby compensating much of the negative polarization charge at the Al x Ga 1Ϫx N surface and providing carriers to the 2DEG at the Al x Ga 1Ϫx N/GaN interface. 19 Should the presence of SiO 2 silicon nitride, or other dielectric passivation layers lead to a reduction in surface-state density, the mechanisms by which the polarization charge at the AlGaN surface is compensated and by which carriers are provided to the 2DEG would remain to be elucidated. Charges in the passivation layer, as indicated schematically in Fig. 4 , are one possibility.
IV. CONCLUSIONS
We have performed detailed studies of the influence of a variety of annealing procedures, surface processing treatments, and surface passivation layers on carrier concentrations and transport properties in Al x Ga 1Ϫx N/GaN HFET epitaxial layer structures. In previous studies, silicon nitride passivation layers have been found to lead to increased dc current density and improved rf power output in Al x Ga 1Ϫx N/GaN HFET's, 13 and SiO 2 surface passivation was found to reduce leakage current in III-V nitride Schottky diodes.
14 In addition, there is growing interest in the use of SiO 2 as a gate insulator in III-V nitride HFETs. 15, 28 The current studies were motivated by a desire to assess the influence of surface processing and of surface passivation layers on the electronic properties of the Al x Ga 1Ϫx N surface and, by extension, the properties of the 2DEG in an Al x Ga 1Ϫx N/GaN HFET structure. Our studies have shown that surface chemical treatments have little effect on 2DEG carrier concentration and produce at most a slight degradation in mobility. However, deposition of a SiO 2 layer by PECVD induces a significant increase in carrier concentration and decrease in mobility that is largely reversed upon removal of the SiO 2 layer by wet etching. The observed increases in carrier concentration and reductions in mobility are quantitatively consistent with a shift in the Fermi level at the Al x Ga 1Ϫx N surface of approximately 1 eV towards the conduction-band edge in the presence of the SiO 2 layer compared to its position for the free Al x Ga 1Ϫx N surface for Al concentrations of 25%-30%. These results indicate that the electronic density of states at the Al x Ga 1Ϫx N surface is altered significantly, and possibly reduced, in the presence of the SiO 2 passivation layer. In the latter case, alternate mechanisms for compensation of polarization charge at the AlGaN surface and for providing carriers to the 2DEG might need to be invoked.
